Welcome to Montreal-Jobs.ca!
FAQFAQ    SearchSearch      ProfileProfile    Private MessagesPrivate Messages   Log inLog in

Junior ASIC designer needed

 
   Jobs Montreal (Home) -> Jobs Montreal RSS
Next:  Custom IC Designer needed  
Author Message
Hotwire Recruiting

External


Since: Jan 30, 2008
Posts: 81



(Msg. 1) Posted: Sat Mar 22, 2008 3:21 pm
Post subject: Junior ASIC designer needed
Archived from groups: ott>jobs, others (more info?)

Junior ASIC Designer (Ottawa, permanent)

Requirements

- A smart ASIC design engineer with only a couple of years industry
experience (2 or 3 years max)

- Specific work experience is less important, more keen learning attitude
and enthusiasm

- Someone with ASIC design experience (preferably Verilog)

- At least one ASIC "under your belt"

- B.Sc. or M.Sc. (preferred)


------------

Please email resume to jobs.TakeThisOut@HotwireRecruiting.com .No resume will be
submitted w/o contacting you first.

 >> Stay informed about: Junior ASIC designer needed 
Back to top
Login to vote
Display posts from previous:   
Related Topics:
ASIC Designer needed - ASIC Designer (Ottawa) Duties & Responsibilities - Involvement in ASIC architecture definition and documentation of design implementation. - Your responsibilities will include, but are not limited to, conceptual design, RTL coding, simulation,..

ASIC verification engineer needed *** - ASIC Verification Engineer (Ottawa) .. Minimum 4 years experience with Vera (Specman fine but with some Vera as well) .. Experience in development of Bus Functional models (BFMs) and checkers using VERA .. Minimum 4 years experience with Verilog..

ASIC verification manager needed - ASIC Verification manager (Ottawa) - Experience managing an ASIC verification team for a dynamic telecom startup - Experience with Vera, Specman, SystemVerilog - Working knowledge of Verilog/VHDL RTL - Experience with scripting languages (C-shell, Perl...

ASIC verification engineer needed +++ - ASIC Verification Engineer (Ottawa) .. Minimum 4 years experience with Vera, Specman or SystemVerilog (current environment in Veraa nd future projects will be migrating, possibly SystemVerilog) .. Experience in development of Bus Functional models (BFMs...

ASIC verification manager needed +++ - ASIC Verification manager (Ottawa) - Experience managing an ASIC verification team for a dynamic telecom startup - Experience with Vera, Specman, SystemVerilog - Working knowledge of Verilog/VHDL RTL - Experience with scripting languages (C-shell, Perl,...
   Jobs Montreal (Home) -> Jobs Montreal All times are: Pacific Time (US & Canada)
Page 1 of 1

 
You can post new topics in this forum
You can reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum



[ Contact us | Terms of Service/Privacy Policy ]